An IEEE 1149.x Embedded Test Coprocessor

This paper describes a microprogrammed architecture for an embedded coprocessor that is ableto control IEEE 1149.1 to IEEE 1149.7 test infrastructures, and explains how to expand the supportedtest command set. The coprocessor uses a fast simplex link (FSL) channel to interface a32-bit MicroBlaze CPU...

ver descrição completa

Detalhes bibliográficos
Autor principal: José Manuel Martins Ferreira (author)
Outros Autores: Ukbagiorgis Iyasu Gebremeskel (author)
Formato: article
Idioma:eng
Publicado em: 2014
Assuntos:
Engenharia electrotécnica, Engenharia electrotécnica, electrónica e informática
Electrical engineering, Electrical engineering, Electronic engineering, Information engineering
Texto completo:https://hdl.handle.net/10216/84075
País:Portugal
Oai:oai:repositorio-aberto.up.pt:10216/84075
Descrição
Resumo:This paper describes a microprogrammed architecture for an embedded coprocessor that is ableto control IEEE 1149.1 to IEEE 1149.7 test infrastructures, and explains how to expand the supportedtest command set. The coprocessor uses a fast simplex link (FSL) channel to interface a32-bit MicroBlaze CPU, but it can work with any microprocessor core that accepts this simpleFIFO-based interface method. The implementation cost (logic resource usage for a Xilinx Spartan6FPGA) and the performance data (operating frequency) are presented for a test command setcomprising two parts: 1) the full IEEE 1149.1 structural test operations; 2) a subset of IEEE 1149.7operations selected to illustrate the implementation of advanced scan formats.

Registos relacionados