Cache-aware Schedulability Analysis of PREM Compliant Tasks

The Predictable Execution Model (PREM) is useful for mitigating inter-core interference due to shared resources such as the main memory. However, it is cache-agnostic, which makes schedulabulity analysis pessimistic, via overestimation of prefetches and write-backs. In response, we present cache-awa...

Full description

Bibliographic Details
Main Author: Rashid, Syed Aftab (author)
Other Authors: Awan, Muhammad Ali (author), Souto, Pedro (author), Bletsas, Konstantinos (author), Tovar, Eduardo (author)
Format: article
Language:eng
Published: 2022
Online Access:http://hdl.handle.net/10400.22/20900
Country:Portugal
Oai:oai:recipp.ipp.pt:10400.22/20900
Description
Summary:The Predictable Execution Model (PREM) is useful for mitigating inter-core interference due to shared resources such as the main memory. However, it is cache-agnostic, which makes schedulabulity analysis pessimistic, via overestimation of prefetches and write-backs. In response, we present cache-aware schedulability analysis for PREM tasks on fixed-task-priority partitioned multicores, that bounds the number of cache prefetches and write-backs. Our approach identifies memory blocks loaded in the execution of a previous scheduling interval of each task, that remain in the cache until its next scheduling interval. Doing so, greatly reduces the estimated prefetches and write backs. In experimental evaluations, our analysis improves the schedulability of PREM tasks by up to 55 percentage points.