Design and Performance of 155 Mbps Clock/Data Recovery Circuits on Heavy Loaded PLDs
This paper discusses the design and performance of all-digital clock and data recovery mechanisms integrated in low-cost PLDs. Two designs have been explored and analyzed, using data sampling systems with phase detection and decision logic to select either the most appropriate sample as the recovere...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | article |
| Language: | eng |
| Published: |
2005
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/10773/7978 |
| Country: | Portugal |
| Oai: | oai:ria.ua.pt:10773/7978 |