Efficient hardware design and implementation of the voting scheme-based convolution

Due to a point cloud’s sparse nature, a sparse convolution block design is necessary to deal with its particularities. Mechanisms adopted in computer vision have recently explored the advantages of data processing in more energy-efficient hardware, such as the FPGA, as a response to the need to run...

Full description

Bibliographic Details
Main Author: Pereira, Pedro Miguel Coelho (author)
Other Authors: Silva, João Pedro Duarte (author), Silva, António (author), Fernandes, Duarte (author), Machado, Rui (author)
Format: article
Language:eng
Published: 2022
Subjects:
field-programmable gate array (FPGA)
sparsity
voting convolution
3D object detection models
deep learning
Ciências Naturais::Ciências da Computação e da Informação
Science & Technology
Online Access:https://hdl.handle.net/1822/79819
Country:Portugal
Oai:oai:repositorium.sdum.uminho.pt:1822/79819

Internet

https://hdl.handle.net/1822/79819

Similar Items