General model for the deployment of time-delay elements in transistorized electronic circuits

This paper presents a general model for the analysis of time-delay contributions due to right half plane (RHP) zeros in circuit's transfer functions. The presence of these RHP zeros is in general associated to Miller capacitances. These can be explored as a means of implementation of delay elem...

Full description

Bibliographic Details
Main Author: Alves, L. N. (author)
Other Authors: Barbosa, L. (author), Aguiar, R.L. (author)
Format: conferenceObject
Language:eng
Published: 1000
Subjects:
Delay cells
Delay elements
Electronic circuits
General model
International conferences
Parasitic effects
Right-Half-Plane (RHP)
Simulation experiments
Time delaying
Time-delay elements
Electron tubes
Networks (circuits)
Time delay
Transfer functions
Delay circuits
Online Access:http://hdl.handle.net/10773/5210
Country:Portugal
Oai:oai:ria.ua.pt:10773/5210
Description
Summary:This paper presents a general model for the analysis of time-delay contributions due to right half plane (RHP) zeros in circuit's transfer functions. The presence of these RHP zeros is in general associated to Miller capacitances. These can be explored as a means of implementation of delay elements. A general discussion on the usage of these RHP zeros as means of designing usable delay cells is addressed, including several parasitic effects that may arise in practical implementations. The model is then verified recurring to simulation experiments. © 2006 IEEE.

Similar Items