Estimation of WCET using a little language to describe microcontrollers and DSPs architectures
A method for analysing and predicting the timing properties of a program fragment will be described. First a little language implemented to describe a processor’s architecture is presented followed by the presentation of a new static WCET estimation method. The timing analysis starts by compiling a...
| Main Author: | |
|---|---|
| Other Authors: | |
| Format: | conferencePaper |
| Language: | eng |
| Published: |
2001
|
| Subjects: | |
| Online Access: | http://hdl.handle.net/1822/2027 |
| Country: | Portugal |
| Oai: | oai:repositorium.sdum.uminho.pt:1822/2027 |
| Summary: | A method for analysing and predicting the timing properties of a program fragment will be described. First a little language implemented to describe a processor’s architecture is presented followed by the presentation of a new static WCET estimation method. The timing analysis starts by compiling a processor’s architecture program followed by the disassembling of the program fragment. After sectioning the assembler program into basic blocks call graphs are generated and these data are later used to evaluate the pipeline hazards and cache miss that penalize the real-time performance. Some experimental results of using the developed tool to predict the WCET of code segments using some Intel microcontroller are presented. Finally, some conclusions and future work are presented. |
|---|