A framework for fault tolerant real time systems based on reconfigurable FPGAs
To increase the amount of logic available to the usersin SRAM-based FPGAs, manufacturers are usingnanometric technologies to boost logic density andreduce costs, making its use more attractive. However,these technological improvements also make FPGAsparticularly vulnerable to configuration memory bi...
| Autor principal: | |
|---|---|
| Outros Autores: | , , , |
| Formato: | book |
| Idioma: | eng |
| Publicado em: |
2006
|
| Assuntos: | |
| Texto completo: | https://repositorio-aberto.up.pt/handle/10216/84054 |
| País: | Portugal |
| Oai: | oai:repositorio-aberto.up.pt:10216/84054 |